



InGaSb p-Channel Self-Aligned FinFETs with 10 nm Fin-Width Using Sb-Compatible Digital Etch

W. Lu¹, I. P. Roh², D.-M. Geum², S.-H. Kim², J. D. Song², L. Kong¹,
and J. A. del Alamo¹

Sponsors:

DTRA

KIST

Lam Research

SRC

¹*Microsystems Technology Laboratories, MIT*

²*Korea Institute of Science and Technology*

December 5, 2017



Outline


- Motivation
- Key technology: III-Sb-compatible digital etch
- InGaSb p-channel FinFET fabrication
- Electrical characteristics
- Conclusions

A Case for III-Sb


Properties of III-Sb:

- High μ_n
- High μ_p
- Strong strain effect
- E_g engineering
- Applications in photonics, etc.

Electron mobility



Hole mobility in QW-FETs




[Miki, 1975]


[Kawashima and Kataoka, JJAP 1979]

[del Alamo, Nature, 2011]


III-Sb Transistor Research



III-Sb Transistor Research



Gu, IEDM 2011




Zhao, IEDM 2013




Vardi, IEDM 2015




Zhou, VLSI 2016




InGaAs
(IEEE)



Waldron, VLSI 2016




Zota, IEDM 2016




Vardi, EDL 2016


III-Sb Transistor Research




III-Sb Transistor Research




InAs/AISb/GaSb HEMT
B. Bennett, JVST '00




InSb QW p-FET
Radosavljevic, IEDM '08




InGaSb p-MOSFET
Nainani, IEDM '10




III-Sb transistors
(All publications)



InAs/GaSb CMOS
Goh, IEDM '15



InGaSb p-FinFET
Lu, IEDM '15




InAs/GaSb TFET
Memišević, EDL '16

Challenges: III-Sb Digital Etch


$W_F = 5 \text{ nm}$



$D = 5 \text{ nm}$



$D = 8 \text{ nm}$




[Vardi, IEDM 2017]
[Lu, EDL, 2017]

Digital etch: key of sub-10 nm InGaAs transistors

Challenges: III-Sb Digital Etch

XSEM of InGaSb FinFET




[Lu, IEDM, 2015]

- W_f limited by EBL and RIE

Challenges: III-Sb Digital Etch


XSEM of InGaSb FinFET



[Lu, IEDM, 2015]

- W_f limited by EBL and RIE
- Suffers from large off current

$W_f = 30 \text{ nm}$, $L_g = 100 \text{ nm}$




HCl Digital Etch on III-Sb

- Previous research: HCl cleans GaSb surface


[Nainani, JAP 2011]

GaSb MOSCAPs

As-Is




HCl




HCl Digital Etch on III-Sb

- Previous research: HCl cleans GaSb surface

[Nainani, JAP 2011]



[Lu, IEDM, 2015]




FinFETs: only mild improvement of off current


Issue with HCl Digital Etch

- HCl etches the InGaSb sidewall

After RIE




1% HCl 30s




Issue with HCl Digital Etch

- HCl etches the InGaSb sidewall


After RIE



1% HCl 30s




DI water 2 min




Water-based HCl problematic for III-Sb DE

Alcohol-based Digital Etch

After RIE



10% HCl:IPA 2 min





[Lu, EDL, 2017]

- Self-limiting process
- No damage on the sidewall


Alcohol-based Digital Etch

First digital etch on III-Sb: HCl:IPA + O₂ plasma




Alcohol-based Digital Etch

First digital etch on III-Sb: HCl:IPA + O₂ plasma



Etch rate ↓ after multiple DE cycles

Alcohol-based Digital Etch



- $r(\text{III-Sb}) \downarrow$ after 3 cycles
- $r(\text{III-As}) \gg r(\text{III-Sb})$

Sb-compatible Digital Etch

Oxidation of GaSb:

- In air:
 - Ga_2O_3 , Sb_2O_3

[Liu, JVST B. 2002]

III-Sb-compatible Digital Etch

Oxidation of GaSb:


- In air:
 - Ga_2O_3 , Sb_2O_3
- In strong oxidation agents:
 - Ga_2O_3 , Sb_2O_3 , Sb_2O_5 (insoluble in aqueous acid/alkali)

[Liu, JVST B. 2002]

DE = oxidation + dissolution, both critical for III-Sb!

III-Sb-compatible Digital Etch


Survey of digital etch combinations:



Best results: RT O_2 atmosphere + HCl:IPA



III-Sb-compatible Digital Etch

O₂ oxidation + HCl:IPA, IPA rinsing



InGaSb FinFETs


Heterostructure (MBE at KIST)



- Channel $\mu_p = 1175 \text{ cm}^2/\text{V}\cdot\text{s}$
- Buffer/channel resistivity $\sim 10^9$

InGaSb FinFET Process

- Ni Ohmic contact
- SiO_2 spacer
- Gate recess (dry + wet)
- Fin RIE
- Digital etch
- $\text{Al}_2\text{O}_3/\text{Al}$ Gate stack
- Via + metal





Ohmic Contacts

Ni contacts, 350 °C RTA, 3 min




[Guo, EDL, 2015]




$R_c = 22 \Omega \cdot \mu\text{m} \rightarrow 4x$ reduction of R_c from 2015 FinFETs

Fin Etch

BCl_3/N_2 13.5:5.5, 250°C
[Lu, IEDM 2015]





$\text{BCl}_3/\text{Ar}/\text{SiCl}_4$ 3:11:0.4, 250°C
This work



High-quality simultaneous InAs and GaSb etching



InGaSb FinFET Process

Finished devices



- 3.5 nm Al₂O₃ gate dielectric
- Final FGA anneal at 150 °C for 3 min


InGaSb FinFET Process



- Narrowest $W_f = 10 \text{ nm}$
- Fin AR = 2.3

Electrical Characteristics



$$W_f = 10 \text{ nm}, L_g = 20 \text{ nm}, N_f = 1$$



- $S \sim 260 \text{ mV/dec}$
- $g_{m,\max} = 160 \mu\text{S}/\mu\text{m}$
- Single fin device: current fluctuations



Electrical Characteristics

$W_f = 10 \text{ nm}$, $L_g = 1 \mu\text{m}$, $N_f = 100$




Electrical Characteristics

$W_f = 10 \text{ nm}$, $L_g = 1 \mu\text{m}$, $N_f = 100$




Significant improvement over 1st gen FinFETs

g_m Scaling




$L_g \downarrow \rightarrow g_m \uparrow$
 $W_f \downarrow \rightarrow g_m \downarrow$


ON Resistance





ON Resistance




ON Resistance



$$R_f \text{ and } R_{SD} \sim 1/W_f$$




V_T Scaling



$W_f \downarrow \rightarrow$ better V_T roll-up

Off-state Current


$W_f = 20 \text{ nm}$, $L_g = 1 \mu\text{m}$



1 DE cycle significantly improves off current

Off-state Current


$W_f = 20 \text{ nm}$, $L_g = 1 \mu\text{m}$




Device degrades after multiple DE cycles

Off-state Current

$W_f = 20 \text{ nm}$, $L_g = 1 \mu\text{m}$




3 cycles of DE




- Buffer is damaged after multiple DE cycles

Off-state Current


$W_f = 20 \text{ nm}$, $L_g = 1 \mu\text{m}$



3 cycles of DE





Exposure in air
after fin etch





- Buffer is damaged after multiple DE cycles
- AlGaSb is very reactive


Off-state Current



Off-state Current




$L_g = 1 \mu\text{m}$
 $W_f = 100 \rightarrow 14 \text{ nm}$



Buffer leakage contributes substantially to off current

Benchmark


Normalized by conducting width




Record $g_m = 268 \mu\text{S}/\mu\text{m}$ at $W_f = 46 \text{ nm}$

Benchmark

Normalized by conducting width



Normalized by W_f



If normalized by footprint, $g_m = 704 \mu\text{S}/\mu\text{m}$ at $W_f = 10 \text{ nm}$

Conclusions

- Studied sidewall cleaning of InGaSb FinFETs
 - III-Sb-compatible digital etch
 - Etching rate = 2 nm/cycle
 - Mitigation of surface leakage
- Demonstrated most scaled InGaSb p-channel FinFETs
 - Minimum $W_f = 10$ nm
 - Record device performance
 - Improved subthreshold performance
- Face challenge: to improve turn-off characteristics